Job Summary:
We are seeking a highly experienced Senior Staff Verification Engineer to architect mixed SystemC and SystemVerilog/UVM verification environment for out next generation SOC. The ideal candidate will have deep expertise in digital system co-simulation, behavioral modeling, and verification methodologies for complex SoCs and IP blocks.
Key Responsibilities
MNCJobsIndia.com will not be responsible for any payment made to a third-party. All Terms of Use are applicable.