Rtl Design Engineer

Year    Hyderabad, Telangana, India

Job Description


Experience Required - 3 -5 Years

Location - Hyderabad - wfo


  • Strong in digital design.
  • Strong in Xilinx Vivado IP & IPI tools till bit-generation.
  • Knowledge of VHDL/Verilog/System Verilog.
  • Lint/CDC/Timing Closure
  • Knowledge of Validating IP/IP Example designs on Xilinx boards, debugging of failures on target boards, board bring up.
  • Proficiency in Linux environment.
  • Good communication skills.
RTL coding, IP design, CDC, LINT, Vivado Testing Modify/update existing IP as per requirements.

if you are interested , email -karthikeyan.k@cielhr.com

Ciel HR

Beware of fraud agents! do not pay money to get a job

MNCJobsIndia.com will not be responsible for any payment made to a third-party. All Terms of Use are applicable.


Related Jobs

Job Detail

  • Job Id
    JD3236155
  • Industry
    Not mentioned
  • Total Positions
    1
  • Job Type:
    Full Time
  • Salary:
    Not mentioned
  • Employment Status
    Permanent
  • Job Location
    Hyderabad, Telangana, India
  • Education
    Not mentioned
  • Experience
    Year