Location : Bangalore
Experience : 1 Year
Education : B.E, M.Tech, B.Tech
Role :
Should have knowledge in SystemVerilog, Verilog, UVM
Should have knowledge in Testbench Architecture, Verification Plan
Knowledge Protocol AHB/APB, I2C
Python and Perl script knowledge
must be available to work from office
:
Testcase running and testplan development
Run regression and coverage analysis.
Work with RTL Team
Salary : Unpaid
MNCJobsIndia.com will not be responsible for any payment made to a third-party. All Terms of Use are applicable.