Digital Verification Engineer

Year    Greater Noida, UP, IN, India

Job Description

OUR STORY



At ST, we believe in the power of technology to drive innovation and make a positive impact on people, business, and society. We are a global semiconductor company, and our advanced technology & chips forms the hidden part of the world we live in today.


When you join ST, you will be part of a global business of more than 115+ nationalities and present in 40 countries, 50,000+, diverse and dedicated creators & makers of technology around the world!


Developing technologies takes more than talent: it takes amazing people who understands collaboration and respect. People with passion and desire to disrupt the status quo, push boundaries and drive innovation - whilst unlocking your own potential.


:


Drive to "zero-defect". Responsibilities encompass the development of verification test bench, development of verification components, test case development for simulation, debugging failures and creating simulation cases for various studies. As an experienced professional, work with the cutting-edge verification methodologies on standalone IPs, Subsystem level and SoC level.


Responsibilities include but not limited:



Verification planning, reviewing, architecture definition, Verification test bench development and implementation Development of verification test bench components such as drivers, monitors, response checkers as well as use most advanced UVM VIPs. Development of direct and constrained-random stimulus, Understanding and analysis of RTL code, functional, assertion coverage results. Strong skills in debug, failure re-creation and root cause analysis Gate level simulations (unit delay, and with SDF annotated) and its debugging Test pattern debugging and testing for verification and automatic testers Continuous improvement of verification methods/tools/flows/processes together with EDA partners. Finding cost effective and innovative verification techniques Assertion based verification and automated testcase/scenario generation (eg. Perspec) will be a plus

Technical background/Key Skills:



Qualification: Bachelors/Masters in Electronics/Computer Science VHDL/Verilog, System Verilog, C language OVM/UVM, Class based verification methodologies Deep Understanding of ARM multi core based SoC architecture AMBA - AXI, AHB, APB bus protocols NIC/FlexNOC interconnect architecture knowledge Indepth knowledge or ARM Based Core. Understanding of Trace and Debug infrastructure. Knowledge of memory controller and NVM will be a plus Scripting proficiency - PERL, Python, UNIX/LINUX Simulation tools like - Xcelium/VCS/Questasim. Perspec. Planning and regression tools like VManager Exposure to any of defect and version management tool
Working at ST means innovating for a future that we want to make smarter, greener, in a responsible and sustainable way. Our technology starts with you. Join us and start the future!


To discover more, visit st.com/careers

Beware of fraud agents! do not pay money to get a job

MNCJobsIndia.com will not be responsible for any payment made to a third-party. All Terms of Use are applicable.


Job Detail

  • Job Id
    JD4242680
  • Industry
    Not mentioned
  • Total Positions
    1
  • Job Type:
    Full Time
  • Salary:
    Not mentioned
  • Employment Status
    Permanent
  • Job Location
    Greater Noida, UP, IN, India
  • Education
    Not mentioned
  • Experience
    Year