Job Description

o Bachelor's degree in Electrical Engineering, Computer Engineering, or Computer Science, or equivalent
o 10+ years or more of practical semiconductor ASIC experience including owning end to end DV of major SOC blocks
o Managing a team of DV Engineers
o Experience with RTL development environments
o Proficiency in hardware description languages and verification methodologies
o Experience verifying complex IP blocks integrated into SOCs
o Knowledge of verification platforms including UVM, emulation, and FPGA
o Demonstrated success in test plan development and verification infrastructure
o Experience with industry-standard tools and scripting languages (Python or Perl)
o Understanding of object-oriented programming concepts


As a Design Verification Manager, you will contribute to exploring innovative hardware designs to enhance our devices. You will define verification methodology and implement test plans for advanced functional blocks while collaborating with cross-functional teams to develop world-class hardware devices. You will participate in the bringup of such blocks on Simulation and Emulation platforms.
You will work closely with multi-disciplinary groups including Architecture, RTL Design, PD, Validation, Software and Product Design to architect and implement verification environments for complex functional block that enable development of world-class hardware devices. In this role, you will:
o Architect and implement verification environments for complex functional blocks
o Create and enhance verification environments using SystemVerilog and UVM
o Develop comprehensive test plans through collaboration with design engineers, SW and architects
o Implement coverage measures for stimulus and corner-case scenarios
o Participate in test plan and coverage reviews
o Drive complex RTL and TB debugs
o Drive UPF based low power verification
o Contribute to verification activities across simulation and emulation platforms
o Work on creating the automation scripts to support DV methodologies
o Create infrastructure to performs system level performance analysis
o Manage a team of 6-8 DV Engineers


Advanced degrees in Computer Science, Electrical Engineering, or related field Experience with ARM and DSP instruction set architectures Expertise in system-level debugging Strong programming skills in SV, UVM and C Knowledge of AMBA bus protocols Experience with formal verification methods Experience with Low power verification methods Experience with Baremetal processor environments Transaction level modelling expertise Familiarity with industry standard I/O interfaces FPGA and emulation platform knowledge Understanding of SoC architecture Strong verbal and written communication abilities


Our inclusive culture empowers Amazonians to deliver the best results for our customers. If you have a disability and need a workplace accommodation or adjustment during the application and hiring process, including support for the interview or onboarding process, please visit https://amazon.jobs/content/en/how-we-hire/accommodations for more information. If the country/region you're applying in isn't listed, please contact your Recruiting Partner.