Job Description

3 - 5 Years
1 Opening
Bangalore

Role description

Role Proficiency:



Ability to e xecute any small to mid size customer project in any field of VLSI Frontend Backend or Analog design with minimal supervision


Outcomes:



Work as an individual contributor to own any one task of RTL Design/Module and provide support to junior engineers in Verification/PD/DFT/Circuit Design/Analog Layout/STA/Synthesis/Design Checks/Signoff etc.

Independently analyze and complete the assigned task in the defined domain(s) successfully and on-time

On time quality delivery approved by the project lead/manager


Measures of Outcomes:



Quality -verified using relevant metrics by Lead/Manager

Timely delivery - verified using relevant metrics by Lead/Manager

Reduction in cycle time and cost using innovative approaches

Number of trainings attended

Number of new projects handled


Outputs Expected:



Quality of the deliverables:



Ensure clean delivery of the design and module in-terms of ease in integration at the top level

Meet functional spec / design guidelines 100% of the time without any deviation or limitation

Documentation of the tasks and work performed



Timely delivery:



Meeting project timelines as requested by the program manager

Support the team lead in intermediate tasks delivery



Team Work:



Participation in team work; supporting team members/lead at the time of need

Able to perform additional tasks in-case any team member(s) is not available



Innovation & Creativity:



Automate repeated tasks to save design cycle time as a necessary approach Participation in technical discussion
training

forum



Skill Examples:



Languages and Programming skills:a. System Verilog Verilog VHDL UVM C C++ Assembly Perl TCL/TK Makefile Spice (any one)

EDA Tools: a. Cadence Synopsys Mentor tool sets (one or more)b. Simulators Lint CDC/RDC DC/RTL-C ICC/Innovus/Olympus ETS/TK/FS PT/Tempus Calibre etc. (any one)

Technical Knowledge: (any one)a. Partially implement IP Spec Architecture Design Micro Architecture Functional Spec Test Plan Verificationb. Strong in Bus Protocol AHB/AXI/PCIe/USB/Ethernet/SPI/I2C Microprocessor architecturec. Strong knowledge in Physical Design / Circuit Design / Analog Layout d. Strong understanding of Synthesis DFT Floorplan Clocks P&R STA Extraction Physical Verificatione. Strong knowledge of Soft / Hard / Mixed Signal IP Design Processor Hardening FPGA Design

Technology: CMOS FinFet FDSOI - 28nm / 22nm / 16ff / 10nm and below

Strong communication skills

Good analytical reasoning and problem-solving skills with attention to details

Able to deliver the tasks on-time per quality guidelines and GANTT in every instance.

Required technical skills and prior design knowledge to execute the assigned tasks

Ability to learn new skills in-case required technical skills are not present to a level needed to execute the project


Knowledge Examples:


Frontend / Backend / Analog Design:a. Project experience in any of the design by executing any one of - RTL Design / Verification / DFT / Physical Design / STA / PV / Circuit Design / Analog Layout etc.b. Strong understanding of the design flow and methodologies used in designing Understanding of the technical specs and assigned tasks:
Understand the assigned tasks and have strong knowledge to execute the project tasks assigned by the client / manager as per shown skill
Additional Comments:
Exp: 5+ Key Responsibilities: o Develop and maintain automation scripts, tools, and workflows to support DFT insertion, ATPG, MBIST, and test coverage analysis o Integrate and support commercial EDA tools (Synopsys and Siemens) within the company's CAD flow o Create and maintain regression and validation environments for DFT tools and flows o Support DFT engineers with tool setup and flow debugging o Drive continuous improvement of DFT methodologies through automation, performance tuning, and reporting dashboards Required Qualifications: o Strong programming skills in Python, Perl, Tcl, or Shell scripting o Experience with DFT flows (scan insertion, ATPG, MBIST, JTAG, etc.) o Hands-on experience with EDA tools such as Synopsys, Cadence, or Siemens (Mentor) DFT tools o Solid understanding of ASIC/SoC design flow (RTL synthesis place & route signoff) o Some experience with version control systems (Perforce) Preferred Qualifications: o Knowledge of STIL and WGL test pattern formats o Familiarity with Tessent Shell, DFT Compiler Tcl APIs o Understanding of fault models (stuck-at, transition, path delay, cell-aware) o Exposure to silicon bring-up and ATE test pattern validation o Experience building dashboards or visualization tools for DFT metrics (e.g., coverage, test time, power). Soft Skills: o Excellent problem-solving and debugging skills o Strong communication and collaboration abilities across design and CAD teams

Skills

DFT CAD,Atpg,Mbist

About UST

UST is a global digital transformation solutions provider. For more than 20 years, UST has worked side by side with the world's best companies to make a real impact through transformation. Powered by technology, inspired by people and led by purpose, UST partners with their clients from design to operation. With deep domain expertise and a future-proof philosophy, UST embeds innovation and agility into their clients' organizations. With over 30,000 employees in 30 countries, UST builds for boundless impact--touching billions of lives in the process.