RTL Design Lead – ARM based SoCs Key Responsibilities Lead and own the RTL design of ARM based IP/SoCs and subsystems from spec to RTL freeze. Translate micro architecture specs into synthesizable RTL using SystemVerilog/Verilog. Collaborate with architects, verification, DFT,…