Sventl Asia Pacific

Key Responsibilities: Perform functional verification of IP or SoC level designs using SystemVerilog and UVM methodologies Develop and maintain verification plans, testbenches, test cases, and coverage metrics Collaborate closely with design, architecture, and validation teams Debug RTL and testbench issues…