Must have hands on designed/implemented/Integrated DDR controller or DDR Phy design for a project(ASIC or FPGA). Should be excellent in DDR protocol knowledge. Must be an expert in micro architecture and RTL coding. Skill set needed Verilog, SoC & Sub…